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Feed-Forward Staircase Codes
Lei M. Zhang and Laurent Schmalen
Abstract—We propose two variants of staircase codes that
resolve the issue of parity-propagation in their encoding process.
The proposed codes provide a systematic way of terminating a
staircase code after an arbitrary number of blocks. The class
of feed-forward staircase codes are introduced, which uses a
self-protection technique to avoid parity-propagation. We also
introduce the class of partial feed-forward staircase codes, which
allows parity-propagation to occur over a given number of
blocks. By amortizing the complexity of self-protection over
several standard staircase blocks, the encoding complexity of
these codes is made comparable to staircase codes. Partial feed-
forward staircase codes have the same error-floor as staircase
codes. Simulations confirm that the performance of the proposed
codes in both the waterfall and error-floor regions is similar to
the original staircase codes. The proposed codes help extend the
domain of application of staircase codes to systems in which
parity-propagation is undesirable or termination is necessary.
I. INTRODUCTION
H IGH-SPEED fiber optical communication system are achallenging environment for forward error correction
(FEC) schemes. Modern high-speed optical communication
systems require high-performing FEC engines that support
throughputs of 100 Gbit/s and multiples thereof, that have low
power consumption, that realize net coding gains (NCGs) close
to the theoretical capacity limits at a target BER of 10−15, and
that are preferably adapted to the peculiarities of the optical
channel [1].
Although coding schemes that allow for soft-decision de-
coding are now well established in optical communications [1],
especially in long-haul and submarine transmission systems
which need to operate at the lowest possible signal-to-noise
ratio (SNR), hard-decision decoding is still predominant in the
widely deployed metro networks, due to its low complexity
leading to power-friendly receiver implementations [2]. Such
low-complexity receivers are also attractive for data center
interconnect applications.
In the recent years, several new capacity-approaching cod-
ing schemes suitable for high-speed optical communications
have been presented. Staircase codes [3], [4], are hard-decision
decoded, spatially-coupled codes with practical application in
forward error-correction for long-haul optical-fiber transmis-
sion systems. An ITU-T G.709-compatible staircase code with
rate R = 239/255 was shown to operate within 0.56 dB of the
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capacity of the binary-input AWGN channel with hard decision
at the output (which is equivalent to a binary symmetric
channel (BSC)) at a bit-error rate (BER) of 10−15 [3]. Its
gap to capacity is smaller than all of the enhanced coding
schemes proposed in ITU-T recommendation G.975.1 [5].
In [4], staircase codes with rates R ≥ 6/7 were shown
to be within 0.80 dB of capacity in terms of NCG at a
BER of 10−15. Such coding gains are obtained by using
an iterative, hard-decision decoding algorithm with decoder
data-flow orders of magnitude lower than that of message-
passing decoders for sparse-graph codes such as Turbo or
Low-Density Parity-Check (LDPC) codes [3]. For long-haul
optical-fiber transmissions systems where bit-rates exceed 100
Gb/s, staircase codes are often the best practical solution.
Besides staircase code and variants thereof [6], several other
code constructions based on spatial coupling of algebraic com-
ponent codes have been proposed, e.g., braided BCH codes [7].
Recently, multiple works show that these codes can approach
capacity of the BSC under simple iterative decoding when
the rate is large enough [8]–[11]. However, all the proposed
structures of spatially coupled algebraic product codes are
recursive codes which lead to several practical drawbacks
in their implementation: First, a recursive structure requires
extra circuitry [12] for terminating the code, which may
be undesired in some applications where a low-complexity
decoder implementation is crucial. Previous publications have
not explicitly dealt with code termination but have only
considered free-running, non-terminated codes. Terminating a
feed-forward code on the other hand is straightforward.
A second drawback of recursive codes is the effect of
parity-propagation; a single non-zero information bit leads to
an infinitely extending parity sequence. This effect may be
undesired in some optical transmission applications, where
the transceivers are usually free-running due to the setup
times of links [13] and only some of the transmitted bits
carry useful information. Parity propagation limits in this case
the possibility of switching off the forward error correction
circuitry during times when no useful data is transmitted, non-
negligibly increasing the transceiver power consumption [2].
In this paper, we discuss several options for constructing
feed-forward staircase codes. It becomes quickly obvious
that a straightforward modification of the staircase encoding
structure to avoid parity propagation will lead to unacceptably
high error floors for most applications. In order to mitigate
the error floor, we use the technique of self-protecting parity-
bits [5, App. I.9] together with a clever interleaving to con-
struct a class of feed-forward staircase codes. We also give
an approximation of the expected error floor based on the
minimum size stall pattern. In some applications with very
stringent requirements, the error floor may still be too large.
For this reason, in the second part of the paper, we slightly
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relax the parity-propagation constraint and present partial
feed-forward staircase codes, which have the same error floor
as the original staircase codes but completely avoid parity-
propagation and allow for easy termination.
This paper is structured as follows: In Sec. II, we introduce
the basic notation and recapitulate the structure and main
properties of staircase codes. In Sec. III, we introduce a
first construction of feed-forward staircase codes based on
self-protected parity-bits. In Sec. IV, we slightly generalize
this construction and introduce partial feed-forward staircase
codes, which have a slightly lower rate but improved error
floor properties. Error floor approximations based on minimal
stall patterns are derived in Sec. V. Finally, we compare in
Sec. VI the performance of both schemes using a coding setup
typically used in optical communications.
II. BACKGROUND: STAIRCASE CODES
In this section, we briefly overview the encoding and
decoding of staircase codes since the proposed codes share
many common features with the original staircase code. We
also motivate our work by examining the parity-propagation
property of staircase codes.
A. Notation
Given integers a, b where a < b, let [a, b] , {a, a +
1, . . . , b}. For an m× n matrix Q, we denote a vectorization
of Q by vec(Q), where the resulting vector is assumed to be
a column vector and the mapping between matrix and vector
indices is given by a bijection v : [0,m − 1] × [0, n − 1] →
[0,mn−1]. The inverse of vec(·) is denoted by vec−1(·) with
the underlying mapping v−1, the inverse of v. For example,
the mappings of the column-wise vectorization and its inverse
are given by
v(i, j) = jm+ i and v−1(i) = (i mod m, bi/mc).
We denote the m × 1 unit vector with a single 1 in the ith
position by em,i. We denote the m×m identity matrix by Im
and the m× n all-zeros matrix by 0m×n. Let Em denote the
m×m elementary permutation matrix, obtained by cyclically
shifting each row of Im to the right by 1. Recall that for
i ≥ 0, Eim is a permutation matrix obtained by cyclically
shifting each row of Im to the right by i.
Given an m × n matrix A and another matrix B, their
Kronecker product is defined as
A⊗B ,
 a00B . . . a0(n−1)B... . . . ...
a(m−1)0B . . . a(m−1)(n−1)B
 .
A block diagonal matrix consisting of m copies of a matrix
Q along its diagonal is given by Im ⊗ Q. We denote a
block diagonal matrix consisting of m arbitrary matrices
{Q1,Q2, . . . ,Qm} of the same size along its diagonal by
B(Q1,Q2, . . . ,Qm) ,
m∑
i=1
(em,ie
T
m,i)⊗Qi.
M
r
n
B0
B2
B4
B1
B3
B5
...
M1 P1
Fig. 1. Staircase code block structure. Information bits (white) and parity
bits (shaded) are shown. Bits in block BT0 are fixed.
B. Encoding of staircase codes
An illustration of a staircase code is shown in Fig. 1. The
fundamental building block is a binary, linear, systematic block
code C(n, k), referred to as a component code, with block-
length n (required to be even) and number of information bits
k. Let Rc , k/n be the component code rate. For M ,
n/2, the dimension of each staircase block Bi is M × M .
For a staircase code to have non-trivial rate (i.e., R > 0) the
component code rate must satisfy Rc > 1/2.
The first staircase block B0 is fixed to all-zero bit-values.
Let r , n − k be the number of parity bits in a component
codeword. Let G be a k×n systematic generator matrix for C.
We denote by Gp the k× r sub-matrix of G containing the r
columns which correspond to the parity bits in each codeword.
For i ∈ {1, 2, . . . }, given block i−1, to encode the ith block,
first fill an M × (M − r) matrix Mi with information bits.
Next, calculate the M × r matrix Pi of parity bits according
to
Pi =
[
BTi−1 Mi
]
Gp (1)
where ()T denotes matrix transpose. The ith block is then
given by Bi =
[
Mi Pi
]
.
The rate of a staircase code is given by
R = 2Rc − 1, (2)
where we assumed that the smallest transmission granularity
is a complete block Bi.
C. Decoding of staircase codes
Staircase codes are decoded using a sliding-window de-
coder. Consider the blocks in Fig. 1 now to be received blocks
buffered in a decoding window of length 6, with all except B0
corrupted by a BSC.
Decoding proceeds in iterations. Let l ∈ {1, 2 . . . , lmax}
denote decoding iterations, with the maximum number of
iterations denoted by lmax. During iteration l, for each i ∈
{1, 2, . . . , 5}, form the matrix [BTi−1 Bi] and decode each
row of the matrix by a component code decoder, e.g., a
syndrome decoder. Once l = lmax is reached, the window
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“slides” by shifting out decoded block B0 and shifting in
a newly received block B6. The decoding process continues
indefinitely in this manner.
In practice, the component code decoder can be imple-
mented using efficient table-lookup methods for syndrome
decoding to achieve very high decoding throughputs [3, Ap-
pendix] [14].
D. Motivation
Substituting Bi−1 =
[
Mi−1 Pi−1
]
into (1), we obtain
Pi =
[[
Mi−1 Pi−1
]
T Mi
]
Gp
which is a linear recursion of the parity-bit matrix Pi. We refer
to this as the parity-propagation property of staircase codes.
The presence of feedback in the encoding process leads to a
number of issues, the most significant of which is the lack of
a termination mechanism.
Although staircase codes were designed for continuous
transmission applications where termination is not necessary,
allowing the encoding process to terminate after a certain
number of blocks would extend their domain of application
significantly. Furthermore, a terminated staircase code can be
decoded by two sliding window decoders working in parallel
from both ends of the code. The decoding throughput is
doubled at a cost of extra hardware, a favorable trade-off in
high-throughput optical-fiber systems.
III. FEED-FORWARD STAIRCASE CODE
The most pragmatic approach to mitigate the effect of parity
propagation would be to not re-encode the parity bit block Pi.
Such an approach is shown in Fig. 2. However, it becomes
quickly obvious that this approach suffers from some impor-
tant problems. Most importantly, if high-rate component codes
with error correcting capability t are used, the occurrence of
t+1 errors in the parity-part of a component code will not be
corrected. Hence, if there are t+1 errors in the parity part of a
vertical codeword, t+1 errors in the parity part of a horizontal
codeword and an additional error in the intersection of both
vertical and horizontal codewords, this additional error will not
be corrected and will contribute to the error floor of the code,
which will become unacceptably high for most applications.
Especially in optical communications, where usually residual
bit error rates in the range of 10−13 to 10−15 are required, a
different approach is necessary.
In order to design a code with acceptable error floors, we
adopt the parity self-protection technique proposed in [5, App.
I.9] to ensure that errors in the parity part of the code do
not cause large residual error floors. The structure of the
proposed Feed-Forward Staircase Code (FF-SC) with parity
self-protection is shown in Fig. 3. The dark shaded blocks at
the bottom of even-indexed information blocks are referred
to as column redundancy blocks. Each column redundancy
block consists of a parity block P˜c and a self-protection block
Y . The lightly shaded blocks to the right of odd-indexed
information blocks are referred to as row redundancy blocks,
each consisting of a parity block P˜r and a self-protection
B1
B2 B3
B4 B5
B0 P1
P2
M
n
. . .
Fig. 2. Staircase codes without parity re-encoding. Information bits (white)
and parity bits (shaded) are shown. Parity-bits are not used for re-encoding.
B1
B2 B3
B4 B5
B0 X P˜r
Y
P˜c
M
n
r
r
. . .
Fig. 3. Proposed feed-forward staircase code block structure. Information bits
(Bi, white) and column redundancy bits (Y , P˜c, shaded dark) are transmitted.
Row redundancy bits (X , P˜r , shaded light) are punctured. Bits in block B0
are fixed. The small squares illustrate permutation selected for low error-floors.
block X , which are both punctured (indicated by the light
shading in Fig. 3).
As in a staircase code, an FF-SC parity block contains parity
bits calculated during component code encoding. The key dif-
ference in an FF-SC is that the bits in a self-protection block,
which are a sub-set of the information bits of component
codes, are additionally constrained.
Let pi1 and pi2 be permutations defined by
pib(A) , vec−1(Πbvec(A))
where b ∈ {1, 2}, A is an M × r matrix, and Πb is an Mr×
Mr permutation matrix. By definition, pib are bijective maps,
with the property pib(A+B) = pib(A) + pib(B).
We define the self-protection constraints
Y = (pi1(X))
T (3)
P˜c = (pi2(P˜r))
T . (4)
Since pib are bijective, as long as the self-protection constraints
are satisfied, we can puncture either the column or row
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redundancy blocks. For consistency with Fig 3, we puncture
the row redundancy blocks in the following.
Due to the constraints imposed on self-protection blocks,
M must satisfy 2M + r = k, hence M = (k − r)/2
(assuming k and r have the same parity, which can be achieved
with shortening). For computing the rate, we first assume
that always an even number of blocks Bi are transmitted as
smallest granularity. The rate of an FF-SC is then
RFF = 2Rc − 1 = R, (5)
which is identical to the rate of a staircase code. If we want
to achieve the finer granularity of conventional staircase codes
with single blocks, we define that the parity and self-protection
blocks Y and P˜c are attached to each block with odd index.
In that case, with a total of Λ blocks transmitted we have
R′FF =
2k − n
2k − n+ 4bΛ+12 c 1Λ (n− k)
,
which takes into account the potential transmission of
an odd number of blocks. As lim supΛ→∞bΛ+12 c 1Λ =
lim infΛ→∞bΛ+12 c 1Λ = 12 , we get
lim
Λ→∞
R′FF =
2k − n
2k − n+ 2(n− k) = RFF .
A. Encoding
We slightly generalize the component code definition to
allow different binary linear block codes to be used as row and
column component codes. Given block-length n and number
of information bits k, let Cr(n, k) be a row component code
with k × n systematic generator matrix G. Let Cc(n, k) be
a column component code with k × n systematic generator
matrix F . Let Gp and Fp denote the sub-matrices containing
the r columns of G and F corresponding to parity-bits.
Due to the self-protection block, the last r bits out of k
information bits in a component codeword are constrained.
We highlight this fact by partitioning Gp and Fp according to
Gp =
[
Gi
Gr
]
Fp =
[
Fi
Fr
]
,
where Gi and Fi are (k− r)× r matrices and Gr and Fr are
r × r matrices.
Consider the encoding operation over information blocks
B0, B1, and B2 in Fig. 3. Subsequent blocks are encoded in
the same manner. By horizontally concatenating B0 and B1,
we obtain
Pr =
[
B0 B1
]
Gi.
By vertically concatenating B1 and B2, we obtain
Pc = F
T
i
[
B1
B2
]
.
Note that Pr and Pc are not the same as P˜r and P˜c.
Consider the entries of the M × r matrix X and the r×M
matrix Y to be variables. According to the structure shown in
Fig. 3, we can write P˜r and P˜c as
P˜r = Pr +XGr, P˜c = Pc + F
T
r Y .
Imposing self-protection conditions (3) and (4), we obtain
Pc + (pi2(Pr))
T = F Tr Y + (pi2(pi
−1
1 (Y
T )Gr))
T .
Each of the above terms is an r×M matrix. Let vec(·) be the
column-wise vectorization and let y = vec(Y ), pc = vec(Pc),
and pr = vec((pi2(Pr))T ). Let ΠT be the permutation matrix
satisfying Y T = vec−1(ΠT vec(Y )). Using the fact that for
some matrix Q
vec(QY ) = (IM ⊗Q)vec(Y ),
the above expression can be written as
pc + pr =
[IM ⊗ F Tr + ΠTΠ2ΠT (IM ⊗GTr )ΠTΠ−11 ΠT ]y , Ay.
If A is invertible, then the matrix Y is given by
y = A−1(pc + pr)
, A−1c. (6)
The invertibility of A depends on the choices of Cr(n, k),
Cc(n, k), F , G, Π1, and Π2. Using the same row and column
component codes, we have found that searching over the space
of all Π1 and Π2 can quickly produce an invertible A. The
search and calculation of A−1 can be performed offline at
design time, since information bits are only involved in the
calculation of c.
The main complexity of FF-SC encoding is the multipli-
cation in (6) between an Mr ×Mr matrix and an Mr × 1
vector. The complexity of this operation highly depends on the
choice of permutation matrices Π1 and Π2. For instance, the
permutation matrices may be chosen such that the hardware
implementation is simplified or such that A−1 has a special
structure easing the multiplication.
B. Decoding
Decoding of FF-SC is very similar to conventional staircase
codes. A sliding window decoder is used starting from block
B0. When corrections are made in a column redundancy block
the corresponding row redundancy block is also modified,
and vice versa. Additional logic is required to implement the
permutations pi1, pi2, and their inverses.
C. Low error-floor permutations
We describe a choice of permutations pi1 and pi2 suitable for
applications requiring very low error-floors. The permutations
pi1, pi2 are defined by the permutation matrices
Π1 = B(EM−1M ,EM−2M , . . . ,EM−rM )
Π2 = B(EM−r−1M ,EM−r−2M , . . . ,EM−2rM ),
together with column-wise vectorization vec(·) and its inverse
vec−1(·).
These permutations cyclically shift each column of X and
P˜r by a number of bits related to their column index, an
example of which is shown in Fig. 3. They can be implemented
efficiently in hardware using barrel shifters. Discussions of the
estimated and simulated error-floor performance under these
permutations are given in Sec. V.
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B1 B2
B3
B4
B5 B6
B7
B8
B0
Y
P˜c
X P˜r
M
M
k − r
r rr
r
r
. . .
Fig. 4. Partial feed-forward staircase code block structure. Information bits (Bi, white), parity bits (shaded dark), and column-redundancy bits (Y , P˜c,
shaded dark) are transmitted. Row redundancy bits (X , P˜r , shaded light) are punctured. Bits in block B0 are fixed. The small squares illustrate the trivial
permutations.
IV. PARTIAL FEED-FORWARD STAIRCASE CODE
Although self-protection allows us to considerably reduce
the error floor of feed-forward staircase codes, the error floor
(see Sec. VI) may still be unacceptably high for some appli-
cations requiring very low residual BERs, e.g., optical core
networks. We therefore slightly relax the parity-propagation
constraint by allowing the parity bits to propagate over some
blocks and introduce Partial Feed-Forward Staircase Codes
(PFF-SCs).
Let L ∈ {1, 2, . . . } be the propagation length of a PFF-
SC, defined as the maximum number of consecutive blocks
over which parity-propagation can occur. The PFF-SC then
uses a hybrid structure, with L − 1 blocks being standard
staircase code blocks followed by one block with parity bits
that are not re-encoded but where self-protection is used to
mitigate the detrimental effect of harmful error patterns. The
self-protection scheme also results in one block containing
only information bits. Figure 4 illustrates the structure of a
PFF-SC with L = 3. In this example, 2 out of every 4 blocks
are standard staircase code blocks and 1 out of every 4 blocks
contains only information bits. Self-protection is used to stop
parity-propagation after L = 3 blocks.
Another major difference in PFF-SCs is the position of
the self-protection redundancy blocks, which are part of the
conventional staircase structure. This modification allows the
permutations pi1, pi2 to be trivial and drastically reduces the
error-floor as compared to FF-SC (see Sec. VI). Another
difference is that the number of information bits per block
Bi is not constant. As in FF-SC, we set M = (k − r)/2 to
account for the self-protection and all blocks contain M2 code
bits. The component codes are shortened respectively. In order
to accommodate the position of self-protection redundancy
blocks Y , the component codes involved in self-protection
(e.g., codes over blocks B2 and B3 as well as B6 and B7 in
Fig. 4) must be shortened by an extra 2r bits relative to the
other component codes.
A. Rate of PFF-SCs
In order to compute the rate of PFF-SCs, we count the
number of information bits per block. The first L− 1 blocks
B1+(L+1)i, . . .BL−1+(L+1)i, i ∈ {0, 1, . . .} out of L + 1
blocks (e.g, B1 and B2 in Fig. 4) are standard staircase code
blocks of size M×M with M(M−r) = 14
(
k2 + 3r2 − 4kr)
information bits. The block BL+(L+1)i, i ∈ {0, 1, . . .} con-
tains exactly M(M − 2r) = 14
(
k2 + 5r2 − 6kr) information
bits and finally, the block B(L+1)(i+1), i ∈ {0, 1, . . .} contains
exactly M2 = 14 (k − r)2 information bits. For computing the
rate, we must fix again the granularity of transmission. If we
assume that always L+ 1 blocks B1, . . . ,B(L+1)i, i ∈ N are
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transmitted, then the rate can be computed as
RPFF =
(L− 1)M(M − r) +M(M − 2r) +M2
(L+ 1)M2
= 1− r
M
= 1 +
2Rc − 2
2Rc − 1 , (7)
which is independent of L. As RPFF −R = (2Rc−2)
2
1−2Rc , we can
conclude that RPFF < R as Rc > 12 has to hold (see Sec. II-B).
However, at high rates the differences are small. For example,
RPFF is within 5% of R for Rc ≥ 10/11 and within 25% for
Rc ≥ 5/6. Note that a PFF-SC of non-trivial rate requires
Rc > 3/4.
This result may seem counter-intuitive at first glance, since
it appears that we should recover the original staircase code
rate R for L→∞. However, contrary to the original staircase
code construction (see Sec. II), in the proposed construction
the component codes of the staircase-like blocks are shortened
by 2r, which leads to the observed rate difference. We could
relax the granularity constraint of L + 1 blocks and find an
expression for R′PFF(Λ, L). As this expression is cumbersome
and does not lead to any new insights, we omit it here. For
practical purposes, it is customary to restrict ourselves to the
granularity of L+1 blocks, allowing for easy termination and
avoiding possibly higher error rates at the code boundaries.
B. Description of the Encoder
In this subsection, we describe the encoder of PFF-SC. We
focus only on the self-protection blocks, since L − 1 out of
L+ 1 consecutive blocks are encoded in the same way as the
original staircase code. Our explanations will focus on Fig. 5,
which highlights blocks B2, B3, B4, Y , P˜c, X , and P˜r of
Fig. 4 for L = 3.
Figure 5 further sub-divides each block into sub-blocks. The
encoding process consists of two stages. Stage 1 calculates Y1.
Stage 2 calculates Y2 based on Y1. In terms of implementation
complexity, stage 1 is equivalent to component code encoding
while stage 2 is a general matrix multiplication. Fortunately,
for high code rates where M  r, the encoding complexity
is dominated by stage 1.
1) Calculating Y1: We inherit the definitions of matrices
Gp, Fp, Gi, Fi, and Gr, Fr from Sec. III. By horizontally
concatenating M1,1, M1,2, and M2,1, we obtain
Pr,1 =
[
M1,1 M1,2 M2,1
]
Gi. (8)
By vertically concatenating blocks 02r×M−2r, M0,1 and
M1,1, where 02r×M−2r accounts for the extra shortening of
the column component codes, we obtain
Pc,1 = F
T
i
02r×M−2rM0,1
M1,1
 .
We write P˜c,1 and P˜r,1 as
P˜c,1 = Pc,1 + F
T
r Y1, P˜r,1 = Pr,1 +X1Gr.
Imposing self-protection constraints
Y1 = X
T
1 , P˜c,1 = P˜
T
r,1
P˜c,1
Y1
M1,1
M0,1
P˜c,2
Y2
M1,2
M0,2
M2,2
M2,1
X2
X1
P˜r,2
P˜r,1
r
r
M
−
2
r
M
2
r
M − 2r 2r
M r r
Fig. 5. Sub-block divisions for PFF-SC encoding. The 2r ×M sub-block
at the top (shaded light) is shortened.
under trivial permutations and solving for Y1 gives
Y1 =
(
GTr + F
T
r
)−1 (
Pc,1 + P
T
r,1
)
, A−1
(
Pc,1 + P
T
r,1
)
. (9)
Since A = 0r×r if Gr = Fr, a necessary condition
for A to be invertible is Gr 6= Fr. Here we satisfy this
condition by using different binary cyclic codes as row and
column component codes. However, instead of using different
component codes with different error correction capabilities
and potentially requiring distinct decoder hardware implemen-
tations, we propose the following construction: Let g(x) and
f(x) be generator polynomials for Cr(n, k) and Cc(n, k). We
require g(x) and f(x) to satisfy the condition
f(x) = xdeg(g(x))g(x−1) (10)
where deg(p(x)) is the degree of the polynomial p(x). The
component codes then have the property that the “mirror-
image” of a codeword (c0, c1, . . . , cn−1) ∈ Cr(n, k), i.e.,
(cn−1, cn−2, . . . , c0), is a codeword of Cc(n, k), and vice
versa [15, Ch. 7]. Hence, the same decoder hardware can be
reused to decode both component codes, with some simple
bit-reversal logic.
Using different binary cyclic component codes with gen-
erator polynomials satisfying (10) gives an invertible A as
Gr 6= Fr. By calculating A−1 offline at design time, the com-
plexity of finding Y1 and P˜c,1 at encoding time is equivalent
to a multiplication between an r×r matrix and an r×M−2r
matrix.
2) Calculating Y2: In stage 2, the blocks Y1 and P˜c,1 are
considered known. By vertically concatenating blocks 02r×2r,
M0,2 and M1,2 we obtain
Pc,2 = (Fi)
T
02r×2rM0,2
M1,2

SUBMITTED TO IEEE TRANSACTIONS ON COMMUNICATIONS 7
hence
P˜c,2 = Pc,2 + F
T
r Y2. (11)
We partition the matrix Gi into 3 sub-matrices with
Gi =
GAGB
GC

where dimGA = (M − 2r) × r, dimGB = 2r × r, and
dimGC = M × r. We can now write
P˜r,2 =
[
Y1
P˜c,1
]
GA +
[
Y2
P˜c,2
]
GB +M2,2GC +X2Gr.
Using (11) and the self-protection constraint Y T2 = X2, we
have
P˜r,2 =
[
Y1
P˜c,1
0r×2r
Pc,2
M2,2
]
Gi +
[
Ir
F Tr
]
Y2GB +Y
T
2 Gr.
Imposing the self-protection constraint P˜r,2 = (P˜c,2)T and
simplification yields
Y T2 A
T +
[
Ir
F Tr
]
Y2GB = C (12)
where A was defined implicitly in (9) and with
C ,
[
Y1
P˜c,1
0r×2r
Pc,2
M2,2
]
Gi+
[
02r×2r MT0,2 M
T
1,2
]
Fi.
Note that all terms in (12) are 2r × r matrices.
Let vec(·) now denote the row-wise vectorization given by
the mapping v(i, j) = in + j. Let y = vec(Y2) and c =
vec(C). Let S(A) be the r×2r2 matrix where for i ∈ [0, r−1]
and j = 2ri, the jth column of S(A) is the ith column of A,
with zeros elsewhere. We can then equivalently write (12) as
By = c
where B is the 2r2 × 2r2 matrix given by
B ,

S(A)
S(A)E2r2
...
S(A)E2r−12r2
+
[
Ir ⊗GTB
F Tr ⊗GTB
]
.
3) Finding an invertible B: Since Gr and Fr were fixed
in stage 1 in order to obtain an invertible A, if B is singular,
the only way to obtain an invertible B is to manipulate
GB using elementary row operations. Here we focus on row
permutations of GB only, since they do not affect the error
floor.
Let Π be a 2r×2r permutation matrix. Denote the permuted
GB by G˜B , ΠGB . A computer search can be used to find
an appropriate Π that results in an invertible B.
Given Π, the expressions for P˜r,2 and B are modified
by replacing GB with G˜B . Note that Π also affects stage
1 calculations, where (8) has to be modified to
Pr,1 =
[
M1,1 M1,2Π M2,1
]
Gi.
For an invertible B, the matrix Y2 is given by
y = B−1c.
The complexity of calculating Y2 is dominated by the
multiplication with a 2r2 × 2r2 matrix. Since only 1 out
of every L + 1 blocks requires self-protection calculations,
the average complexity of PFF-SC approaches conventional
staircase codes with increasing L.
V. ERROR-FLOOR ANALYSIS
Error-floor analysis of staircase codes and its variants pro-
posed in this paper depends on enumerating the number of
stall patterns, i.e., patterns of errors that the decoder cannot
remove [3], [16]. To obtain a simple estimate of the error-floor,
we only enumerate the smallest stall patterns resulting from
channel errors, referred to as minimal stall patterns.
We consider an erroneously decoded bit to be a bit error
only if it is an information bit. A decoded block is considered
to be a block error if it contains at least one bit error. The
block (BKER) and bit (BER) error-rates are defined according
to these definitions.
We estimate the block and bit error-floors of FF-SC based
on low-error-floor permutations of Sec. III-C assuming trans-
mission over a BSC with error probability p. An example of
a minimal stall pattern for component codes with t = 3 is
shown in Fig. 6, consisting of 4 information-bit errors and 4
redundancy-bit errors from the channel.
To construct such a stall pattern, first choose any 2 out of
M rows in the information block, such as the rows marked by
the horizontal dashed and dash-dotted lines in Fig. 6. Denote
the chosen rows by r1 and r2. Under the transposes in (3) and
(4), the chosen rows are mapped to columns marked by the
thin vertical dashed and dash-dotted lines, reflected about the
diagonal of the information block.
Under the proposed low-error-floor permutations, bit errors
in the row redundancy block are cyclically shifted by no more
than 2r − 1 columns, modulo M , in the column redundancy
block. In Fig. 6, the range of cyclic shifts is bounded by the
thin and corresponding thick vertical lines. For example, bit
errors in the row redundancy block of r1 may be shifted to
columns within the thin and thick dashed vertical lines. For
r2, bit errors in the row redundancy block may be shifted to
columns within the thin and thick dash-dotted vertical lines,
wrapping around the right boundary of the column redundancy
block. Given ri, we define its valid column set by
S(ri) , {ri + j mod M for all j ∈ [0, 2r − 1]}.
It is simple to verify the following spreading property of
the low-error-floor permutations: if 2r < M , i.e., R > 1/2
or OH < 100% (where OH denotes the overhead of the
code, defined as OH , (1/R − 1) × 100%), then row
redundancy block bit-errors belonging to the same row cannot
belong to the same column in the column redundancy block.
Consequently, columns in the stall pattern can only be chosen
from the intersection of valid column sets. The number of
choices of such columns is
|S(r1) ∩ S(r2)| ≤ 2r. (13)
In Fig. 6, the intersection consists of columns bounded be-
tween the thin dashed and thick dash-dotted vertical lines
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Fig. 6. Minimal stall pattern used to estimate FF-SC error floors for
component codes with t = 3. Blue () markers are bit errors in row
component codes. Red (◦) markers are bit errors in column component codes.
Dashed and dash-dotted lines are referred to in the derivation of error-floor
estimates in Sec. V. Note that only 4 out of the 8 bit errors in redundancy
blocks are received from the channel, the other ones are interleaved versions
thereof.
and columns bounded between the thin dash-dotted and thick
dashed vertical lines. The resulting error-floor estimates based
on the simple upper-bound (13) are given by
BKERFF ≈
(
M
2
)(
2r
2
)
p8
BERFF ≈ BKERFF 4
M2
.
where p denotes the error probability of the BSC.
For arbitrary t, let ti = b(t + 1)/2c and tr = t + 1 −
ti. For odd t, ti = tr and the above argument for t = 3
applies directly. Observe that ti (resp. tr) is then the number
of information (resp. redundancy) block bit-errors in each row
of a minimal stall pattern. The error-floor estimates for odd t
are given by
BKERFF ≈
(
M
tr
)(
2r
tr
)
ptr(t+1) (14)
BERFF ≈ BKERFF titr
M2
. (15)
For even t, we first choose ti rows out of M in the
information block. Each erroneous row is assumed to contain
ti bit errors in the information block and tr bit errors in the row
redundancy block. Under the spreading property, bit errors in
the row redundancy block are spread to at least tr distinct
columns in the column redundancy block. In the minimal
stall pattern, there are exactly tr erroneous columns in the
column redundancy block, each containing ti bit-errors (since
the total number of bit errors in the row redundancy block
is titr). Consequently, there must be tr erroneous columns in
the information block, each containing at least t+ 1− ti = tr
bit-errors. We add one additional erroneous row, with ti bit
errors in the information block and tr bit errors in the row
redundancy block, to complete the minimal stall pattern.
The resulting minimal stall pattern contains titr bit errors in
the information block and t2r bit-errors in the row (or column)
redundancy block for a total of tr(ti+tr) = tr(t+1) bit errors.
TABLE I
FEED-FORWARD STAIRCASE CODE PARAMETERS
R OH(%) m t s M
3/4 33.3 8 3 63 72
4/5 25.0 8 3 15 96
5/6 20.0 9 3 187 135
13/14 7.69 10 3 183 390
Applying the intersection of valid column sets argument for the
number of choices of columns in the stall pattern, we conclude
that the error-floor estimates for even t are also given by (14)
and (15).
We estimate the block and bit error-floors of PFF-SC based
on the minimal stall pattern of weight 16, with all 16 bits
being information bits. This is the same minimal stall pattern
as in the original staircase codes [3], obtained by choosing
t+ 1 rows out of M followed by k columns out of M in one
block and t+ 1− k columns out of M in the adjacent block,
for all k ∈ [0, 3]. The error-floor estimates for general t are
given by
BKERPFF ≈
(
M
t+ 1
) t∑
k=0
(
M
k
)(
M
t+ 1− k
)
p(t+1)
2
BERPFF ≈ BKERPFF (t+ 1)
2
M2
.
VI. SIMULATION EXAMPLE
In this section, we consider FF-SC and PFF-SC based on
shortened primitive BCH component codes. Let m > 0 be the
degree of the extension field and t > 0 be the unique decoding
radius of a primitive BCH code. Let s ≥ 0 be the number of
bits to shorten each BCH code in order to obtain a component
code with block-length n and number of information bits k.
Given n and k, the values of m, t, and s are determined by
the constraints
n = 2m − 1− s, k = n−mt.
For fixed t, we always choose the smallest m that satisfies
these constraints.
Given t and the primitive element α ∈ GF(2m), the row
generator polynomial is given by g(x) =
∏
i∈[1,2t]Mαi(x)
where Mαi(x) is the minimal polynomial of αi. The column
generator polynomial, which we choose to be the reciprocal
polynomial of g(x), is given by f(x) =
∏
i∈[1,2t]Mα−i(x)
where
Mα−i(x) , xdeg(Mαi (x))Mαi(x−1).
We constructed FF-SC and PFF-SC of rates R ∈
{3/4, 4/5, 5/6, 13/14}. The code parameters are shown in
Tables I and II. We chose t = 3 so that error-floors can be
studied in the simulation. Furthermore, the selection of t = 3
yields a very efficient decoder based on lookup tables [3].
Software simulated block and bit error-probabilities of
transmission over a BSC using the codes of Tables I and
II are shown in Fig. 7, along with their error-floor estimates
(shown as thin lines with open markers). All FF-SCs were
implemented using the low-error-floor permutations of Sec.
III-C. All PFF-SCs were implemented with L = 1.
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TABLE II
PARTIAL FEED-FORWARD STAIRCASE CODE PARAMETERS
R OH (%) m t s M p15 ∆ ∆ref
3/4 33.3 8 3 15 96 1.82 · 10−2 1.64 1.38
4/5 25.0 9 3 187 135 1.56 · 10−2 1.25 1.06
5/6 20.0 9 3 133 162 1.30 · 10−2 1.07 0.92
13/14 7.69 10 3 123 420 4.80 · 10−3 0.73 0.48
Both proposed classes of codes show similar performance in
the waterfall region. PFF-SCs have a slight performance loss
at lower rates due to their rate loss, which requires a larger
M compared to an FF-SC of the same rate.
In the error-floor region, even with low-error-floor permuta-
tions, FF-SCs have observable error-floors. On the other hand,
PFF-SCs, due to their similarity to the structure of the original
staircase codes, do not exhibit any bit error-floor above a BER
of 10−15. In fact, the estimates of the bit error-floor are orders
of magnitude below 10−15. For comparison, we also give the
bit error rates of the original staircase codes () constructed
using the same component codes. We can see that the original
staircase code slightly outperforms the FF-SC and PFF-SC,
especially for low rates, however, at high rates, the difference
becomes negligible. This difference is most likely due to the
stronger coupling between blocks in the original staircase code
construction.
Let h(x) be the binary entropy function and erfc−1(x) be
the inverse complementary error function. Given a code of rate
R which achieves an output BER of 10−15 at an input BER
of p15, we define the NCG gap to capacity (in dB) by
∆ , 20 log10 erfc−1(2h−1(1−R))− 20 log10 erfc−1(2p15)
where h−1(x) is the unique 0 ≤ p < 1/2 such that h(p) = x.
We extrapolate the BER curves of PFF-SC down to 10−15 in
order to estimate p15. The values of p15 with the corresponding
∆ are given in Table II. For comparison, we also included
the ∆ref of staircase codes of the same rates from [4], which
were found by exhaustively searching over a wide range of
parameters m and t and are considered to be the best staircase
codes based on the construction given in Sec. II and [3]. The
referenced codes were based on BCH component codes with
t ∈ {4, 5}. Nevertheless, the difference in NCG between PFF-
SCs with t = 3 and the reference codes are less than 0.26 dB.
Error-floors of PFF-SCs and the reference codes are identical
and well below 10−15.
VII. CONCLUSIONS
In this paper, we proposed two modifications to staircase
codes which allow for convenient termination. In feed-forward
staircase codes, a self-protection technique is used to com-
pletely eliminate parity-propagation. In partial feed-forward
staircase codes, a propagation-length parameter is used to
control the extent of parity-propagation.
Analysis and simulation results show that these codes have
similar performance as the original staircase codes. FF-SC
have slightly better waterfall performance than PFF-SC, while
PFF-SC have much lower error-floors. Hence, FF-SC and PFF-
SC are good staircase code solutions for applications where
parity-propagation is undesirable or termination is necessary.
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Fig. 7. Block (dashed lines) and bit-error probabilities (solid lines) of feed-
forward (•) and partial feed-forward () staircase codes with parameters in
Tables I and II. For reference, conventional staircase codes () are also shown.
Block and bit error-floor estimates are also shown (thin lines, open markers).
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